From the Editor's Desk

Google is using AI to design chips that will accelerate AI

A new reinforcement-learning algorithm has learned to optimize the placement of components on a computer chip to make it more efficient and less power-hungry.

3D Tetris: Chip placement, also known as chip floor planning, is a complex three-dimensional design problem. It requires the careful configuration of hundreds, sometimes thousands, of components across multiple layers in a constrained area. Traditionally, engineers will manually design configurations that minimize the amount of wire used between components as a proxy for efficiency. They then use electronic design automation software to simulate and verify their performance, which can take up to 30 hours for a single floor plan.

Continued here

Stay informed with TradeBriefs. Get ahead!

Advertisers of the day

Cambridge Senior Management Programme: Become a Transformational Leader | 26 Sessions | 14 Faculty | 1:1 Career Coaching | US $22,000 | Apply Now!

INSEAD ILPSE: Develop core leadership capabilities | Take on senior roles | SGD 66,000 | Apply now!

Our advertisers help fund the daily operations of TradeBriefs. We request you to accept our promotional emails.